



Daffodil International University
Department of Electrical and Electronic Engineering
Faculty of Engineering
Midterm Examination, Spring-2026

Course Code: 0714-323

Section: A, B, C

Full Marks: 25

Course Title: Digital Electronics

Level-Term: L3-T1

Exam Date: February 28, 2026

Teacher's Initial: DAS, BS

Time: 1.5 Hours

[Notes: Answer all the questions. The number on the rightmost side of the question indicates the marks.]

- | | | | |
|-----|---|---|---------------------|
| Q1. | <p>(a) Perform the following subtraction operation using both r's and $(r - 1)$'s complement:
 $7B4C)_{16} - A9F)_{16}$</p> <p>(b) Simplify the following Boolean function to a minimum number of literals using the laws of Boolean algebra:
 $F(A, B, C, D) = A + (B + C'D)' + A'BC + A(A' + D) + 0$</p> <p>(c) Implement the half-subtractor circuit using: i) NAND gates, ii) NOR gates</p> | <p>CO1
(C2)</p> <p>CO1
(C3)</p> <p>CO3
(C3)</p> | <p>3+3+3</p> |
| Q2. | <p>(a) Express the Boolean function, $F(A, B, C) = C'$ in sum of minterms and product of maxterms.</p> <p>(b) Using K-map find the simplest form in SOP and POS for the following Boolean function:
 $F(w, x, y, z) = \sum(0, 2, 3, 6, 7)$ with the don't care conditions given by:
 $d(w, x, y, z) = \sum(8, 10, 11, 15)$</p> | <p>CO1
(C3)</p> <p>CO1
(C3)</p> | <p>4+4</p> |
| Q3. | <p>(a) Define the following performance parameters of digital ICs: i) Noise Margin, ii) Propagation Delay</p> <p>(b) Draw neat and properly labeled circuit diagrams of the following:
 i) CMOS NOR, NAND gates, ii) Modified DTL NAND gate</p> | <p>CO2
(C1)</p> <p>CO2
(C2)</p> | <p>2+3</p> |
| Q4. | <p>Suppose you are asked to design an 84-2-1 to 2421 code converter circuit. Are there any don't-care states in this design? If so, identify them.</p> | <p>CO3
(C3)</p> | <p>3</p> |